Abstract. This paper is devoted to the design of fast parallel accelerators for the cryptographic Tate pairing in characteristic three over supersingular elliptic curves. We propose here a novel hardware implementation of Miller's loop based on a pipelined Karatsuba-Ofman multiplier. Thanks to a careful selection of algorithms for computing the tower field arithmetic associated to the Tate pairing, we manage to keep the pipeline busy. We also describe the strategies we considered to design our parallel multiplier. They are included in a VHDL code generator allowing for the exploration of a wide range of operators. Then, we outline the architecture of a coprocessor for the Tate pairing over F3m . However, a final exponentiation is still needed to obtain a unique value, which is desirable in most of the cryptographic protocols. We supplement our pairing accelerator with a coprocessor responsible for this task. An improved exponentiation algorithm allows us to save hardware resources.
Introduction
The Weil and Tate pairings were independently introduced in cryptography by Menezes, Okamoto & Vanstone [34] and Frey & Rück [16] as a tool to attack the discrete logarithm problem on some classes of elliptic curves defined over finite fields. The discovery of constructive properties by Mitsunari, Sakai & Kasahara [38] , Sakai, Oghishi & Kasahara [42] , and Joux [26] initiated the proposal of an ever increasing number of protocols based on bilinear pairings: identity-based encryption [11] , short signature [13] , and efficient broadcast encryption [12] to mention but a few.
Miller described the first iterative algorithm to compute the Weil and Tate pairings back in 1986 [35, 36] . In practice, the Tate pairing seems to be more efficient for computation (see for instance [20, 31] ) and has attracted a lot of interest from the research community. Supersingular curves received considerable attention since significant improvements of Miller's algorithm were independently proposed by Barreto et al. [4] and Galbraith et al. [17] in 2002. One year later, Duursma & Lee gave a closed formula in the case of characteristic three [14] . In 2004, Barreto et al. [3] introduced the η T approach, which further shortens the loop of Miller's algorithm. Recall that the modified Tate pairing can be computed from the reduced η T pairing at almost no extra cost [7] . More recently, Hess, Smart, and Vercauteren generalized these results to ordinary curves [24, 45, 23] .
This paper is devoted to the design of a coprocessor for the Tate pairing on supersingular elliptic curves in characteristic three. We propose here a novel architecture based on a pipelined Karatsuba-Ofman multiplier over F 3 m to implement Miller's algorithm. Thanks to a judicious choice of algorithms for tower field arithmetic and a careful analysis of the scheduling, we manage to keep the pipeline busy and compute one iteration of Miller's algorithm in only 17 clock cycles (Section 2). We describe the strategies we considered to design our parallel multiplier in Section 3. They are included in a VHDL code generator allowing for the exploration of a wide range of operators. Section 4 describes the architecture of a coprocessor for the Tate pairing over F 3 m . We summarize our implementation results on FPGA and provide the reader with a thorough comparison against previously published coprocessors in Section 5.
For the sake of concision, we are forced to skip the description of many important concepts of elliptic curve theory. We suggest the interested reader to review [46] for an in-depth coverage of this topic.
Reduced η T Pairing in Characteristic Three Revisited
In the following, we consider the computation of the reduced η T pairing in characteristic three. Table 1 summarizes the parameters of the algorithm and the supersingular curve. We refer the reader to [3, 8] for more details about the computation of the η T pairing.
Computation of Miller's Algorithm
We rewrote the reversed-loop algorithm in characteristic three described in [8] , denoting each iteration with parenthesized indices in superscript, in order to emphasize the intrinsic parallelism of the η T pairing (Algorithm 1). At each iteration of Miller's algorithm, two tasks are performed in parallel, namely: a sparse multiplication over F 3 6m , and the computation of the coefficients for the next sparse operation. We say that an operand in F 3 6m is sparse when some of its coefficients are either zero or one. 
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Sparse multiplication over F 3 6m (lines 6 and 7). The intermediate result
is multiplied by the sparse operand S (i) . This operation is easier than a standard multiplication over F 3 6m .
The choice of a sparse multiplication algorithm over F 3 6m requires careful attention. Bertoni et al. [6] and Gorla et al. [18] took advantage of KaratsubaOfman multiplication and Lagrange interpolation, respectively, to reduce the number of multiplications over F 3 m at the expense of several additions (note that Gorla et al. study standard multiplication over F 3 6m in [18] , but extending their approach to sparse multiplication is straightforward). In order to keep the pipeline of a Karatsuba-Ofman multiplier busy, we would have to embed in our processor a large multioperand adder (up to twelve operands for the scheme proposed by Gorla et al.) and several multiplexers to deal with the irregular datapath. This would negatively impact the area and the clock frequency, and we prefer considering the algorithm discussed by Beuchat et al. in [10] which gives a better trade-off between the number of multiplications and additions over the underlying field when b = 1. We give here a more general version of this scheme which also works when b = −1 (Algorithm 2). It involves 17 multiplications and 29 additions over F 3 m , and reduces the number of intermediate variables compared to the algorithms mentioned above. Another nice feature of this scheme is that it requires the addition of at most four operands.
We suggest to take advantage of a Karatsuba-Ofman multiplier with seven pipeline stages to compute S (i) and R (i−1) ·S (i) . We managed to find a scheduling that allows us to perform a multiplication over F 3 m at each clock cycle, thus keeping the pipeline busy. Therefore, we compute lines 6 and 7 of Algorithm 1 in 17 clock cycles. Algorithm 1. Computation of the reduced η T pairing in characteristic three. Intermediate variables in uppercase belong to F 3 6m , those in lowercase to F 3 m .
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Computation of the coefficients of the next sparse operand S
(lines 8 to 10). The second task consists of computing the sparse operand S (i+1) required for the next iteration of Miller's algorithm. Two cubings and an addition over F 3 m allow us to update the coordinates of point P and to determine the coefficient t (i+1) of the sparse operand S (i+1) , respectively. Recall that the η T pairing over F 3 m comes in two flavors: the original one involves a cubing over F 3 6m after each sparse multiplication. Barreto et al. [3] explained how to get rid of that cubing at the price of two cube roots over F 3 m to update the coordinates of point Q. It is essential to consider such an algorithm here in order to minimize the number of arithmetic operations over F 3 m to be performed in the first task (which is the most expensive one).
According to our results, the critical path of the circuit is never located in a cube root operator when pairing-friendly irreducible trinomials or pentanomials [2, 21] are used to define F 3 m . If by any chance such polynomials are not available for the considered extension of F 3 and the critical path is in the cube root, it is always possible to pipeline this operation. Therefore, the cost of cube roots is hidden by the first task.
Final Exponentiation (Line 12)
The final step in the computation of the η T pairing is the final exponentiation, where the result of Miller's algorithm R ((m−1)/2) = η T (P, Q) is raised to the M -th power. This exponentiation is necessary since η T (P, Q) is only defined up to N -th powers in F * 3 6m . In order to compute this final exponentiation, we use the algorithm presented by Beuchat et al. in [8] . This method exploits the special form of the exponent M Algorithm 2. Sparse multiplication over F 3 6m .
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(see Table 1 ) to achieve better performances than with a classical square-andmultiply algorithm. Among other computations, this final exponentiation involves the raising of an element of F * 3 6m to the 3 (m+1)/2 -th power, which Beuchat et al. [8] perform by computing (m + 1)/2 successive cubings over F * 3 6m . Each of these cubings requiring 6 cubings and 6 additions over F 3 m , the total cost of this step is 3m + 3 cubings and 3m + 3 additions.
We present here a new method for computing U
by exploiting the linearity of the Frobenius map (i.e. cubing in characteristic three) to reduce the number of additions. Indeed, noting that σ
, we obtain the following formulae for U 3 i , depending on the value of i:
with 1 = −ib mod 3, 2 = i 2 mod 3, and 3 = (−1) i . Thus, according to the value of (m + 1)/2 modulo 6, the computation of U 3 Fully Parallel Karatsuba-Ofman Multipliers over F 3 m As mentioned in Section 2.1, our hardware accelerator is based on a pipelined Karatsuba-Ofman multiplier over F 3 m . This operator is responsible for the computation of the 17 products involved in the sparse multiplication over F 3 6m occuring at each iteration of Miller's algorithm. In the following we give a short description of the multiplier block used in this work.
Let f (x) be an irreducible polynomial of degree m over F 3 . Then the ternary extension field F 3 m can be defined as x) . This implies that we can obtain the field product by first computing the polynomial multiplication of a(x) and b(x) of degree at most 2m − 2 followed by a modular reduction step with f (x). As long as we select f (x) with low Hamming weight (i.e. trinomials, tetranomials, etc.), the modular reduction step can be accomplished at a linear computational complexity O(m) by using a combination of adders and subtracters over F 3 . This implies that the cost of this modular reduction step is much lower than the one associated to polynomial multiplication. In this work, due to its subquadratic space complexity, we used a modified version of the classical Karatsuba-Ofman multiplier for computing the polynomial multiplication step as explained next.
Variations on the Karatsuba-Ofman Algorithm
The Karatsuba-Ofman multiplier is based on the observation that the polynomial product c = a · b (dropping the (x) notation) can be computed as
H . Notice that since we are working with polynomials, there is no carry propagation. This allows one to split the operands in a slightly different way: For instance Hanrot and Zimmermann suggested to split them into odd and even part [22] . It was adapted to multiplication over F 2 m by Fan et al. [15] . This different way of splitting allows one to save approximatively m additions over F 3 during the reconstruction of the product. This is due to the fact that there is no overlap between the odd and even parts at the reconstruction step, whereas there is some with the higher/lower part splitting method traditionally used.
Another natural way to generalize the Karatsuba-Ofman multiplier is to split the operands not into two, but into three or more parts. That splitting can be done in a classical way, i.e. splitting each operand in ascending parts from the lower to the higher powers of x, or splitting them using a generalized odd/even way, i.e. according to the degree modulo the number of split parts. By applying this strategy recursively, in each iteration each polynomial multiplication is transformed into three or more polynomial multiplications with their degrees progressively reduced, until all the polynomial operands collapse into single coefficients. Nevertheless, practice has shown that is better to truncate the recursion earlier, performing the underlying multiplications using alternative techniques that are more compact and/or faster for low-degree operands (typically the socalled school book method with quadratic complexity has been selected).
A Pipelined Architecture for the Karatsuba-Ofman Multiplier
The field multiplications involved in the reduced η T pairing do not present dependencies among themselves and thus, it is possible to compute these products using a pipelined architecture. By following this strategy, once that each stage of the pipeline is loaded, we are able to compute one field multiplication over F 3 m every clock cycle. The pipelined architecture was achieved by inserting registers in-between the computation of the partial product operations associated to the divide-and-conquer Karatsuba-Ofman strategy, where the depth of the pipeline can be adjusted according to the complexity of the application at hand. This approach allows us to cut the critical path of the whole multiplier structure.
In order to study a wide range of implementation strategies, we decided to write a VHDL code generator tool. This tool allows us to automatically generate the VHDL description of different Karatsuba-Ofman multiplier versions according to several parameters (field extension degree, irreducible polynomial, splitting method, etc.). Our automatic tool was extremely useful for selecting the circuit that showed the best time, the smallest area or a good trade-off between them.
A Coprocessor for the η T Pairing in Characteristic Three
As pointed out by Beuchat et al. [9] , the computation of R ((m−1)/2) and the final exponentiation do not share the same datapath and it seems judicious to pipeline these two tasks using two distinct coprocessors in order to reduce the computation time.
Computation of Miller's Algorithm
A first coprocessor based on a Karatsuba-Ofman multiplier with seven pipeline stages is responsible for computing Miller's loop (Figure 1) . We tried to minimize the amount of hardware required to implement the sparse multiplication over F 3 6m , while keeping the pipeline busy. Besides the parallel multiplier described in Section 3, our architecture consists of four main blocks:
-Computation of the coefficients of S (i+1) . The first block embeds four registers to store the coordinates of points P and Q. It is responsible for computing x
, and t (i+1) at each iteration. It also includes dedicated hardware to perform the initialization step of Algorithm 1 (lines 1 and 2). Karatsuba-Ofman multiplier
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Selection of the operands c35-c38 c40-c43 Fig. 1 . A coprocessor for the ηT pairing in characteristic three. All control bits ci belong to {0, 1}.
-Selection of the operands of the multiplier. At each iteration of Miller's algorithm, we have to provide our Karatsuba-Ofman multiplier with t (i) , y -Addition over F 3 m . A nice feature of the algorithm we selected for sparse multiplication over F 3 6m is that it requires the addition of at most four operands. Thus, it suffices to complement the Karatsuba-Ofman multiplier with a 4-input adder to compute s
-Register file. The register file is implemented by means of Dual-Ported RAM (DPRAM). In order to avoid memory collisions, we had to split it into two parts and store two copies of r 
Final Exponentiation
Our first attempt at computing the final exponentiation was to use the unified arithmetic operator introduced by Beuchat et al. [8] . Unfortunately, due to the sequential scheduling inherent to this operator, it turned out that the final exponentiation algorithm required more clock cycles than the computation of Miller's algorithm by our coprocessor. We therefore had to consider a slightly more parallel architecture. Noticing that the critical operations in the final exponentiation algorithm were multiplications and long sequences of cubings over F 3 m , we designed the coprocessor for arithmetic over F 3 m depicted in Figure 2 . Besides a register file implemented by means of DPRAM, our coprocessor embeds a parallel-serial multiplier [44] processing 14 coefficients of an operand at each clock cycle, and a novel unified operator for addition, subtraction, accumulation, Frobenius map (i.e. cubing), and double Frobenius map (i.e. raising to the 9th power). This architecture allowed us to efficiently implement the final exponentiation algorithm described for instance in [8] , while taking advantage of the improvement proposed in Section 2.2.
Results and Comparisons
Thanks to our automatic VHDL code generator, we designed several versions of the proposed architecture and prototyped our coprocessors on Xilinx FPGAs with average speedgrade. Table 2 provides the reader with a comparison between our work and accelerators for the Tate and the η T pairing over supersingular (hyper)elliptic curves published in the open literature (our comparison remains fair since the Tate pairing can be computed from the η T pairing at no extra cost [7] ). The third column measures the security of the curve as the key length required by a symmetric-key algorithm of equivalent security. Note that the architecture proposed by Kömürcü & Savas [32] does not implement the final exponentiation, and that Barenghi et al. [1] work with a supersingular curve defined over F p , where p is a 512-bit prime number.
Most of the authors who described hardware accelerators for the Tate pairing over F 3 m considered only low levels of security. Thus, we designed a first architecture for m = 97. It simultaneously improves the speed record previously held by Jiang [25] , and the Area-Time (AT) product of the coprocessor introduced by Beuchat et al. [10] .
Then, we studied a more realistic setup and placed-and-routed a second accelerator for m = 193, thus achieving a level of security equivalent to 89-bit symmetric encryption. Beuchat et al. [7] introduced a unified arithmetic operator in order to reduce the silicon footprint of the circuit to ensure scalability, while trying to minimize the impact on the overall performances. In this work, we focused on the other end of the hardware design spectrum and significantly reduced the computation time reported by Beuchat et al. in [7] . A much more unexpected result is that we also improved the AT product. The bottleneck is the usage of the FPGA resources: the unified arithmetic operator allows one to achieve higher levels of security on the same circuit area.
Our architectures are also much faster than software implementations. Mitsunari wrote a very careful multithreaded implementation of the η T pairing over F 3 97 and F 3 193 [37] . He reported a computation time of 92 µs and 553 µs, respectively, on an Intel Core 2 Duo processor (2.66 GHz). Interestingly enough, his software outperforms several hardware architectures proposed by other researchers for low levels of security. When we compare his results with our work, Kammler et al. [27] reported the first hardware implementation of the Optimal Ate pairing [45] over a Barreto-Naehrig (BN) curve [5] , that is an ordinary curve defined over a prime field F p with embedding degree k = 12. The proposed design is implemented with a 130 nm standard cell library and computes a pairing in 15.8 ms over a 256-bit BN curve. It is however difficult to make a fair comparison between our respective works: the level of security and the target technology are not the same.
Conclusion
We proposed a novel architecture based on a pipelined Karatsuba-Ofman multiplier for the η T pairing in characteristic three. The main design challenge that we faced was to keep the pipeline continuously busy. Accordingly, we modified the scheduling of the η T pairing in order to introduce more parallelism in the Miller's algorithm. Note that our careful re-scheduling should allow one to improve the coprocessor described in [10] . We also introduced a faster way to perform the final exponentiation by taking advantage of the linearity of the cubing operation in characteristic three. Both software and hardware implementations can benefit from this technique.
To our knowledge, the place-and-route results on several Xilinx FPGA devices of our designs improved both the computation time and the area-time tradeoff of all the hardware pairing coprocessors previously published in the open literature [28, 29, 1, 30, 19, 32, 41, 40, 39, 7, 43, 10, 25] . We are also currently applying the same methodology used in this work to design a coprocessor for the Tate pairing over F 2 m , with promising preliminary results.
Since the pipeline depth in the Karatsuba-Ofman multiplier is fixed by our scheduling, one could argue that the clock frequency will decrease dramatically for larger values of m. However, at the price of a slightly more complex final exponentiation, we could increase the number of pipeline stages: it suffices to perform the odd and even iterations of the main loop of Algorithm 1 in parallel (we multiply for instance R (2i−2) by S (2i) and R (2i−1) by S (2i+1) in Algorithm 1), so that the multiplier processes two sparse products at the same time. Then, a multiplication over F 3 6m , performed by the final exponentiation coprocessor, will allow us to compute the η T (P, Q) pairing. We wish to investigate more deeply such architectures in the near future.
Another open problem of our interest is the design of a pairing accelerator providing the level of security of AES-128. Kammler et al. [27] proposed a first solution in the case of an ordinary curve. However, many questions remain open: Is it for instance possible to achieve such a level of security in hardware with supersingular (hyper)elliptic curves at a reasonable cost in terms of circuit area? Since several protocols rely on such curves, it seems important to address this problem.
